United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/708,805	03/26/2004	GENG-LIN CHEN	12264-US-PA	2804	
31561 7590 HANO CHYLIN IN		EXAMINER			
JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE 7 FLOOR-1, NO. 100 ROOSEVELT ROAD, SECTION 2 TAIPEI, 100			STIGLIC, RYAN M		
			ART UNIT	PAPER NUMBER	
TAIWAN		2111			
SUODTENED STATUTODY DE	BIOD OF RESPONSE	MAIL DATE	DELIVER	Y MODE	
SHORTENED STATUTORY PERIOD OF RESPONSE					
3 MONTH	IS .	12/27/2006	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		Applic	ation No.	Applicant(s)				
Office Action Summary			8,805	CHEN ET AL.				
			ner	Art Unit				
		•	M. Stiglic	2111				
Period 1	The MAILING DATE of this communior Reply	cation appears on	the cover sheet	with the correspondence a	ddress			
WHI - Ext afte - If N - Fai Any	HORTENED STATUTORY PERIOD FO CHEVER IS LONGER, FROM THE MA ensions of time may be available under the provisions of re SIX (6) MONTHS from the mailing date of this commo O period for reply is specified above, the maximum stature to reply within the set or extended period for reply verified priod for reply we reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	AILING DATE OF of 37 CFR 1.136(a). In no unication. tutory period will apply ar will, by statute, cause the	THIS COMMUN be event, however, may and will expire SIX (6) Mo application to become	IICATION. a reply be timely filed DNTHS from the mailing date of this of ABANDONED (35 U.S.C. § 133).				
Status								
1)[Responsive to communication(s) file	d on <i>24 Novembe</i>	r 2006.					
2a) <u> </u>		b)⊠ This action i						
3)								
,	closed in accordance with the practic		-	•				
Disposi	tion of Claims							
4) 🛛	Claim(s) 1-19 is/are pending in the a	pplication.						
,	4a) Of the above claim(s) is/are withdrawn from consideration.							
5)	5) Claim(s) is/are allowed.							
·	⊠ Claim(s) <u>1-19</u> is/are rejected.							
7)								
8)	•	tion and/or electio	n requirement					
, —	tion Papers							
	·	F						
•	The specification is objected to by the The drawing(s) filed on <u>28 March 200</u>			bir and a broad official control				
10)					/r.			
	Applicant may not request that any object		•	, ,				
44	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
11)	The bath of declaration is objected to	by the Examiner.	Note the attach	ed Office Action of form P	10-152.			
Priority	under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
Attachme			_					
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PT	CO 049)		Summary (PTO-413)				
	rmation Disclosure Statement(s) (PTO/SB/08)	U- 34 0)		o(s)/Mail Date f Informal Patent Application				
	er No(s)/Mail Date		6) 🔲 Other: _					
	*							

Art Unit: 2111

DETAILED ACTION

1. Claims 1-19 are pending and have been examined.

2. Claims 1-19 are rejected.

Response to Arguments

- 3. Applicant's arguments with respect to claim 1 have been considered but are moot in view of the new ground(s) of rejection.
- 4. Applicant's arguments filed November 24, 2006 have been fully considered but they are not persuasive. With respect to claim 2 and applicant's remark that "the fact an I/O controller having some specified functionality of a bus arbitrator does not require the I/O controller really contain a bus arbitrator" the Examiner is not persuaded. An I/O controller (like that disclosed in Matsuoka [see Office Action dated July 24, 2006]) that performs a defined function of a component meets the functional limitations (i.e. a bus exchanger for... and a bus arbitrator for...) and thus is encompassed in the metes and bounds of the claim. Applicant's example (page 11 of the remarks filed November 24, 2006) of "a cellular phone having a functionality of Television, e.g., displaying video programs, would not be interpreted as containing a television therein" is not correct in the context of claim interpretation. Continuing with the cellular phone example, a claim to a cellular phone having a television would interpreted as a cellular phone having the capability of displaying video programs so long as the originally filed specification/claims define a television as a device of displaying video programs (see MPEP § 2111).

During patent examination, the pending claims must be "given their broadest reasonable interpretation consistent with the specification." >The Federal Circuit's en banc decision in Phillips v. AWH Corp., 415 F.3d 1303, 75 USPQ2d 1321 (Fed. Cir. 2005) expressly recognized that the USPTO employs the "broadest reasonable interpretation" standard:

Page 2

The Patent and Trademark Office ("PTO") determines the scope of claims in patent applications not solely on the basis of the claim language, but upon giving claims their broadest reasonable construction "in light of the specification as it would be interpreted by one of ordinary skill in the art." In re Am. Acad. of Sci. Tech. Ctr., 367 F.3d 1359, 1364[, 70 USPQ2d 1827] (Fed. Cir. 2004). Indeed, the rules of the PTO require that application claims must "conform to the invention as set forth in the remainder of the specification and the terms and phrases used in the claims must find clear support or antecedent basis in the description so that the meaning of the terms in the claims may be ascertainable by reference to the description." 37 CFR 1.75(d)(1).

5. Applicant's arguments with respect to claim 7 and 12, as being allowable for the same reasons discussed in claim 1, have been considered but are most in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 7. Claims 1,4-6, 12-17 and 19 are rejected under 35 U.S.C. 102(b) as being anticipated by Greeff et al. (US Patent Application Publication No. 2002/0083255).

For claim 1 Greeff discloses:

A system for accessing a plurality of devices using a single bus, comprising:

a first device (Fig. 1+, item 24);

Art Unit: 2111

• a second device (Fig. 1+, item 26);

• a shared bus, coupled to the first device (Fig. 1+, item 28a);

• a bus isolator (Fig. 2, item 39), coupled to the shared bus and the second device for

isolating the second device from the shared bus or connecting the second device to the

Page 4

shared bus ([0036]); and

• a control apparatus (Fig. 1+, item 31) coupled to the shared bus so that the bus isolator

isolates the second device from the shared bus when the control apparatus needs to access

the first device and the bus isolator connects the second device with the shared bus when

the control apparatus needs to access the second device ([0036; 0040-0044]).

For claim 4 Greeff discloses:

The system of claim 1, wherein the second device comprises a memory card compatible device

(The memory devices may be printed on printed circuit boards thus representing a memory card

[0052]).

For claims 5 and 14 Greeff discloses:

The system of claim 4, wherein the memory card compatible device is either a memory card

(The memory devices may be printed on printed circuit boards thus representing a memory card

[0052]) or a card reader.

For claim 6 Greeff discloses:

The system of claim 1, wherein the first device comprises a memory device ([0031])

For claim 12 Greeff discloses:

A system for accessing a plurality of devices through a single bus, comprising:

- a memory unit (Fig. 1+, item 24; [0031]);
- a memory card compatible device (Fig. 1+, item 26; [0031,0052]);
- a shared bus (Fig. 1+, item 28a), coupled to the memory unit; and
- a control apparatus (Fig. 1+, item 31) coupled to the shared bus such that the control apparatus controls the shared bus to connect with a circuit internally linked to the memory unit when the control apparatus needs to access the memory unit and the control apparatus controls the shared bus to connect with a circuit internally linked to the memory card compatible device when the control apparatus needs to access the memory card compatible device ([0036; 0040-0044]).

For claim 13 Greeff discloses:

The system of claim 12, wherein a pre-defined isolation period must pass before the control apparatus is permitted to access the second device through the shared bus (The invention of Greeff relates to switches that "are configured to connect those segments required for communication between currently select data input/output devices, e.g. memory modules, and disconnecting the remaining segments [0009]." Therefore in order for a second device to transfer data across the shared bus it must wait for the "pre-defined isolation period" [referring to the period of time the second device is isolated while a first device is transmitting data] to expire before it transmits its data.)

For claim 15 Greeff discloses:

The system of claim 12, wherein the memory unit comprises read-only memory ([0072]).

For claim 16 Greeff discloses:

A system for accessing a plurality of devices using a single bus, comprising:

- a first device (Fig. 1+, item 24);
- a second device (Fig. 1+, item 26);
- a shared bus, coupled to the first device (Fig. 1+, item 28a);
- a bus isolator (Fig. 2, item 39), coupled to the shared bus and the second device for isolating the second device from the shared bus or connecting the second device to the shared bus ([0036]); and
- a control apparatus (Fig. 1+, item 31) coupled to the shared bus so that the bus isolator isolates the second device from the shared bus when the control apparatus needs to access the first device and the bus isolator connects the second device with the shared bus when the control apparatus needs to access the second device, wherein the bus isolator is controlled by the control apparatus to isolate the first device and the second device from the shared bus in consideration of signaling demand for data transmission to prevent any data error resulting from a mutual interference of the signal transmission between the first device and the second device ([0036; 0040-0044]; Likewise Greeff discloses the ability to use isolation devices to completely isolate all devices not required for communication (see figures 12-15 and 17 where bus isolator isolate the components of a first/second

Art Unit: 2111

device from the bus simply connect the bus segments to create a true point-to-point bus

Page 7

[0062-0069]).

For claim 17 Greeff discloses:

The system of claim 16, wherein a triggering signal is transmitted to the bus isolator for

performing the isolation ([0050]).

For claim 19 Greeff discloses:

The system of claim 16, wherein a pre-defined isolation period is expired when the bus

exchanger is permitted to switch the first device of the second device for authority for the shared

bus (The invention of Greeff relates to switches that "are configured to connect those segments

required for communication between currently select data input/output devices, e.g. memory

modules, and disconnecting the remaining segments [0009]." Therefore in order for a second

device to transfer data across the shared bus it must wait for the "pre-defined isolation period"

[referring to the period of time the second device is isolated while a first device is transmitting

data] to expire before it transmits its data.).

Claim Rejections - 35 USC § 103

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

Art Unit: 2111

Page 8

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

9. Claims 2-3 and 7-11 rejected under 35 U.S.C. 103(a) as being unpatentable over Greeff et al. (US Patent Application Publication No. 2002/0083255).

For claim 2 Greeff teaches:

The system of claim 1, wherein the control apparatus further comprises:

- between different devices (The memory controller 31 must include an interface [shown generally as 30] that passes the signals from the controller to the I/O or memory devices. "Each integrated interface circuit 30 permits data exchange between the segmented data bus 28 and another pathway [0031]." Therefore, since the interface 30 of the memory controller 31 must pass the "memory system command and address bus 135 [0043]" to the I/O or memory devices 24/26 the limitation of a bus exchanger, coupled to the shared bus for switching the authority for the shared bus between different devices is functionally equivalent to the interface 30 of the memory controller 31.); and
- a bus arbitrator, coupled to the bus exchanger so that the bus arbitrator controls the bus exchanger to connect the shared bus with a circuit internally linked to the first device when the control apparatus needs to access the first device and the bus arbitrator controls the bus exchanger to connect the shared bus with a circuit internally linked to the second device when the control apparatus needs to access the second device (While not explicitly disclosed in the specification/drawings of Greeff, the memory controller 31 inherently

comprises internal circuit necessary to initiate a WRITE or READ [0053] across the shared bus 28. As part of a transaction across the bus 28 the memory controller *must* control the operation of isolation devices 39 in order to facilitate data transfer to a destination device 24/26 [0043]. Therefore the internal circuitry of the memory controller 31 is functionally equivalent to the bus arbitrator of the instant application because the internal circuitry of the memory controller instructs the interface device to transmit control signals to devices in order to facilitate data movement.).

For claims 3 and 8 Greeff teaches:

The system of claim 2, wherein a pre-defined isolation period must pass before the bus exchanger is permitted to switch the device for authority for the shared bus (The invention of Greeff relates to switches that "are configured to connect those segments required for communication between currently select data input/output devices, e.g. memory modules, and disconnecting the remaining segments [0009]." Therefore in order for a second device to transfer data across the shared bus it must wait for the "pre-defined isolation period" [referring to the period of time the second device is isolated while a first device is transmitting data] to expire before it transmits its data.).

For claim 7 Greeff teaches:

A control apparatus (Fig. 1+, item 31) for accessing a plurality of devices (Fig. 1+, items 24/26) through a single bus (Fig. 1+, item 28), the control apparatus connects to a first device through a shared bus (Fig. 1+, item 28a) and the control apparatus also connects to a second device

through the shared bus and a bus isolator (Fig. 2, item 39; [0036]), the control apparatus comprising:

- a bus exchanger, coupled to the shared bus for switching the authority of device for the shared bus (The memory controller 31 must include an interface [shown generally as 30] that passes the signals from the controller to the I/O or memory devices. "Each integrated interface circuit 30 permits data exchange between the segmented data bus 28 and another pathway [0031]." Therefore, since the interface 30 of the memory controller 31 must pass the "memory system command and address bus 135 [0043]" to the I/O or memory devices 24/26 the limitation of a bus exchanger, coupled to the shared bus for switching the authority for the shared bus between different devices is functionally equivalent to the interface 30 of the memory controller 31.); and
- a bus arbitrator coupled to the bus exchanger such that the bus arbitrator controls the bus exchanger to connect with a circuit internally linked to the first device and to activate the bus isolator to isolate the second device from the shared bus when the control apparatus needs to access the first device and the bus arbitrator controls the bus exchanger to connect with a circuit internally linked related to the second device when the control apparatus needs to access the first device (While not explicitly disclosed in the specification/drawings of Greeff, the memory controller 31 inherently comprises internal circuit necessary to initiate a WRITE or READ [0053] across the shared bus 28. As part of a transaction across the bus 28 the memory controller *must* control the operation of isolation devices 39 in order to facilitate data transfer to a destination device 24/26 [0043]. Therefore the internal circuitry of the memory controller 31 is functionally

equivalent to the bus arbitrator of the instant application because the internal circuitry of the memory controller instructs the interface device to transmit control signals to devices in order to facilitate data movement.).

For claim 9 Greeff teaches:

The control apparatus of claim 7, wherein the second device comprises a memory card compatible device (The memory devices may be printed on printed circuit boards thus representing a memory card [0052]).

For claim 10 Greeff teaches:

The control apparatus of claim 7, wherein the memory card compatible device is either a memory card (The memory devices may be printed on printed circuit boards thus representing a memory card [0052]) or a card reader.

For claim 11 Greeff teaches:

The control apparatus of claim 7, wherein the first device comprises a memory unit ([0031]).

10. Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Greeff et al. as applied to claim 17 above, and further in view of Chao (US Patent No. 7,099,972).

As noted above, Greeff discloses a system for accessing a plurality of devices using a single bus, comprising:

- a first device (Fig. 1+, item 24);
- a second device (Fig. 1+, item 26);
- a shared bus, coupled to the first device (Fig. 1+, item 28a);
- a bus isolator (Fig. 2, item 39), coupled to the shared bus and the second device for
 isolating the second device from the shared bus or connecting the second device to the
 shared bus ([0036]); and
- a control apparatus (Fig. 1+, item 31) coupled to the shared bus so that the bus isolator isolates the second device from the shared bus when the control apparatus needs to access the first device and the bus isolator connects the second device with the shared bus when the control apparatus needs to access the second device, wherein the bus isolator is controlled by the control apparatus to isolate the first device and the second device from the shared bus in consideration of signaling demand for data transmission to prevent any data error resulting from a mutual interference of the signal transmission between the first device and the second device ([0036; 0040-0044]; Likewise Greeff discloses the ability to use isolation devices to completely isolate all devices not required for communication (see figures 12-15 and 17 where bus isolator isolate the components of a first/second device from the bus simply connect the bus segments to create a true point-to-point bus [0062-0069]).

While Greeff discloses a system and method for eliminating bus reflections and improving data rates they do not disclose a means for arbitrating for requests of data transfers among competing resources.

Chao discloses a system and method for arbitrating access to a system resource (i.e. the shared bus of Greeff) such that requests for transfer from devices with lower demand are granted first (col. 2, Il. 18-41). By granting access to the shared bus based on lower demand idle time between requests is substantially reduce (col. 1, 11, 52-58).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to connect the bus device with the lowest demand, as per the teachings of Chao, prior to connecting (granting) the device with the higher demand such that idle times between requests is reduced. Reducing idle time increases data rate thus providing a greater improvement to the system of Greeff which also increases data rate.

Conclusion

11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Klein discloses a system like that of Greeff where bus isolators connect only devices required for a given transaction.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ryan M. Stiglic whose telephone number is 571.272.3641. The examiner can normally be reached on Monday - Friday (6:00-3:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 571.272.3632. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

RMS

PRIMARY EXAMINER